changeset 51707:8c7198cac800

8210578: AArch64: Invalid encoding for fmlsvs instruction Summary: sub_op code for fmslvs should be 1 not 0 Reviewed-by: roland
author adinn
date Wed, 12 Sep 2018 09:12:42 +0100
parents be8fe2a352be
children 469ab7c92a32
files src/hotspot/cpu/aarch64/assembler_aarch64.hpp
diffstat 1 files changed, 1 insertions(+), 1 deletions(-) [+]
line wrap: on
line diff
--- a/src/hotspot/cpu/aarch64/assembler_aarch64.hpp	Wed Sep 12 09:23:36 2018 +0200
+++ b/src/hotspot/cpu/aarch64/assembler_aarch64.hpp	Wed Sep 12 09:12:42 2018 +0100
@@ -2356,7 +2356,7 @@
 
   // FMLA/FMLS - Vector - Scalar
   INSN(fmlavs, 0, 0b0001);
-  INSN(fmlsvs, 0, 0b0001);
+  INSN(fmlsvs, 0, 0b0101);
   // FMULX - Vector - Scalar
   INSN(fmulxvs, 1, 0b1001);